


#1



#2

CowWare Processor Designer urisc (urisc.lpf) - [urisc.lisa]

File Edit View Build Tools Configure Help

Project Files

Current project

- Compiler Configuration File
- Assembler Include Files
- Simulator C/C++ Files
 - Implementation
 - Outside Model Class
 - Inside Model Class
 - Includes & Declarations
 - Analyzed Include & Declaration Files
 - Include In Model Implementation
 - Include In Model Header
- LISA 2.0 Model
 - urisc.lisa
 - External Dependencies

Model-Editor Documentation

```

105   OPERATION URISC IN pipe.EXE {
106     DECLARE( LABEL src, dst, addr);
107     CODING( dst=0bx[4] src=0bx[4] 0b0 addr=0bx[7] ) /* 16 bit instruction code with 8 bit address */
108     SYNTAX( "URISC" " r[" dst "], r[" src "], " @ " ~addr) /* PC is taken care of the fetch unit */
109     BEHAVIOR( int8 t1, t2; // 8 bit signed temporary data
110       t1 = r[dst];
111       t2 = r[src];
112       t1 = t1 - t2;
113       if (dst > 0) { r[dst] = t1; } // Do not write register 0 = iport
114       if (t1 < 0) { BF = 1; }
115       else { BF = 0; }
116       BT = (int8) addr;
117       #pragma analyze(off)
118       printf("URISC: BF=%d BT=%d at FPC=%d IC=%d (dec)\n", (int) BF.ExtractToLong(0,2), (int) BT,
119       #pragma analyze(on)
120     )
121   )
122   DOCUMENTATION ("URSIC")
123     The single 16 bit instruction in URISC computed dest == src; and branches to the
124     address if dest is negative. Addressing is absolute using the @ symbol.
125   )
126

```

Messages Search Results Error Messages

controlling such use and disclosure.

```

--- Using Project File: /net/home/meyerbaeze/models07/URISC/urisc.lpf
--- PROCESS: MODEL
--- Processed 5 LISA 2.0 operations.

--- BUILD PROCESS SUCCESSFULLY FINISHED - Tue Aug 12 11:28:39 2008

```

Line: 112 Col: 15 | (c) CowWare Processor Designer Version 2007.1.0 Linux -- November, 2007

The Processor Designer Window: URISCCode0.bmp

#3

CowWare Processor Designer urisc (urisc.lpf) - [urisc.lisa]

File Edit View Build Tools Configure Help

Project Files

Current project

- Compiler Configuration File
- Assembler Include Files
- Simulator C/C++ Files
 - Implementation
 - Outside Model Class
 - Inside Model Class
 - Includes & Declarations
 - Analyzed Include & Declaration Files
 - Include In Model Implementation
 - Include In Model Header
- LISA 2.0 Model
 - urisc.lisa
 - External Dependencies

Model-Editor Documentation

```

126   OPERATION URISC IN pipe.EXE {
127     DECLARE( LABEL src, dst;
128     INSTANCE addr;
129     GROUP mode = ( absolute_addressing || relative_addressing );
130   )
131   CODING( dst=0bx[4] src=0bx[4] mode addr ) /* 16 bit instruction code with 8 bit address */
132   SYNTAX( "URISC" " r[" dst "], r[" src "], " addr ) /* PC is taken care of the fetch unit */
133   BEHAVIOR( int8 t1, t2; // 8 bit signed temporary data
134     addr();
135     t1 = r[dst];
136     t2 = r[src];
137     t1 = t1 - t2;
138     if (dst > 0) { r[dst] = t1; } // Do not write register 0 = iport
139     if (dst == 15) { // Set valid flag to one if oport is not cleared
140       if (src==15) { VF = 0; }
141       else { VF = 1; }
142     }
143     if (t1 < 0) { BF = 1; }
144     else { BF = 0; }
145     BT = (int8) addr;
146     #pragma analyze(off)
147     printf("URISC: BF=%d BT=%d at FPC=%d IC=%d (dec)\n", (int) BF.ExtractToLong(0,2), (int) BT,
148     #pragma analyze(on)
149   )
150   DOCUMENTATION ("URSIC")
151     The single 16 bit instruction in URISC computed dest == src; and branches to the
152     address if dest is negative. Addressing can be PC relative or
153     absolute using the @ symbol.
154   )
155   )
156

```

Messages Search Results Error Messages

controlling such use and disclosure.


```

--- Using Project File: /net/home/meyerbaeze/models07/URISC/urisc.lpf
--- PROCESS: MODEL
--- Processed 8 LISA 2.0 operations.

--- BUILD PROCESS SUCCESSFULLY FINISHED - Tue Aug 12 08:34:36 2008


```

Line: 153 Col: 63 | (c) CowWare Processor Designer Version 2007.1.2 Linux -- July, 2008




The Processor Designer Window: URISCCcode1.bmp

#4




URISCCcodeOperations.bmp


URISCCodeRsource0.bmp



#6 The Processor Designer Documentataton Window.




The URISC instruction set view: URISCisa0.bmp




The URISC instruction set view: URISCisa1.bmp

#7




#8



Fibonacci application The URISC debugger: URISCdebug1.bmp


#9

Altera Synthesis Results URSIC




URISCO simulation with iport load and output to oport=5: aURISCsimio.gif

#10



URISCI Fibonacci simulation with iport =3 and output oport=2: aURISCSimFibo.gif

#11



URISC1 Factorial simulation with iport =3 and output oport=6: aURISCsimFact.gif

#12